Analysis for Design and Transformation of Autosynchronous State Machines by Kovac, M. & Kolouch, J.
RADIOENGINEERING, VOL. 19, NO. 1, APRIL 2010 99 
Analysis for Design and Transformation  
of Autosynchronous State Machines 
Michal KOVÁČ, Jaromír KOLOUCH 
Dept. of Radio Electronics, Brno University of Technology, Purkyňova 118, 612 00 Brno, Czech Republic 
xkovac03@stud.feec.vutbr.cz, kolouch@feec.vutbr.cz 
 
Abstract. The paper deals with design and transformation 
methodology of autosynchronous state machines. The 
result is the design methodology for autosynchronous state 
machines with one-hot and Gray encodings. On the basis 
of their simulation models the timing parameters are 
defined and conditions for the correct behavior are pointed 
out. 
In order to simplify the design of these state machines, the 
transformation methodology of synchronous state machine 
in VHDL at RTL level to autosynchronous state machine is 
designed. These transformed state machines are compared 
in their chip area, power consumption and timing. 
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1. Introduction 
Clock signal causes fairly big problems with increas-
ing the circuit complexity and speed as well as with de-
creasing dimensions. Therefore the designers must look for 
new solutions from circuit level to system level. Current 
consumption, clock tree distribution and electromagnetic 
emissions are among the biggest issues. These problems 
are resolved by clock gating, by clock distribution net 
phasing and by partitioning to smaller system entities, like 
Globally Asynchronous Locally Synchronous (GALS) or 
Externally Asynchronous Internally Clocked (EAIC) sys-
tems independent on global clock reference. These tech-
niques are not the most efficient solution of this problem. 
Therefore the designers go back over time to asynchronous 
systems, which eliminate synchronization problems. 
The time representation is the main difference be-
tween synchronous and asynchronous systems. Asynchro-
nous systems have no conception about common discrete 
time – synchronization. Asynchronous circuits use hand-
shaking between their components to create required syn-
chronization, communication and operations sequence. The 
main advantages of asynchronous systems are lower power 
consumption, higher computing speed, lower electromag-
netic noise and better robustness to the variations of supply 
voltage, temperature and parameters in fabrication process. 
Asynchronous circuits have also disadvantages, hence 
attempts to create hybrid systems have been done. These 
hybrid systems can have advantages from both synchro-
nous and asynchronous systems [6]. 
Autosynchronous circuits fall into the hybrid systems 
category. Their structure is similar to synchronous circuits, 
but the clock signal is generated locally on the basis of 
information about toggling the edge triggered flip-flop. 
Because these circuits are based partially on synchronous 
circuit principle their design is simpler than asynchronous 
circuits design. Likewise transformation from synchronous 
circuits to autosynchronous circuits is simple. Although 
there exist several principles of autosynchronous circuits 
(e.g. EAIC), their design is complex and parameters are not 
often competitive in comparison with other circuits. There-
fore this article looks for a new principle of autosynchro-
nous state machines design. 
2. Autosynchronous State Machines: 
An Overview 
Autosynchronous sequential circuits belong to a small 
group under the asynchronous sequential circuits. Hence 
the main feature is ability to self-control without any global 
clock authority. These circuits look like synchronous 
circuits from inside aspect because they include clocked 
state register. The principle is illustrated in Fig. 1.  
 
Fig. 1. Autosynchronous state machine principle. 
The circuit works like a standard synchronous state 
machine, but it generates the clock signal itself on the basis 
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of information about settlement of the next state. Addi-
tional logic is necessary to generate the clock. This logic 
determines when the current state is stable and simultane-
ously generates clock pulse for the state register. 
3. Analysis 
The state code assignment is the most important point 
for autosynchronous circuit design which differs from 
synchronous circuit design process. The rest of points of 
design process stay the same as in synchronous circuit 
design process. Moreover, the decision logic must be 
added. This logic detects the moment for toggling the state 
register – the stable state, described in the following 
sections. 
Source [1] refers to three ways of state assignments. 
The first way is encoding with minimal bit change, which 
meet Gray and Johnson code. The second way is priority 
neighborhood of the states in Karnaugh map assignment. 
The third way is one-hot encoding, where one state repre-
sents one flip-flop. Simultaneously the assignment method 
should be chosen, which avoids the hazards and critical 
races [2]. 
The Gray encoding and one-hot encoding have ap-
peared as the most suitable encodings on the basis of pre-
vious knowledge. These encodings were analyzed on the 
simple state machine example. Fig. 2 shows the frame of 
simple six-state machine with one-hot encoding. This state 
machine was created only as an illustrative example with-
out an intended application purpose. As we can show in 
Fig. 2, there are two possible intermediate states for the 
transition between two adjacent states in one-hot encoding 
state machine. Signals don’t change ideally simultaneously 
in a real environment. There is always a minimal time gap 
between signals. Therefore the transition between two 
adjacent states leads through an intermediate state. Fig. 2 
demonstrates that this intermediate state is known and has 
exactly two possibilities - either all zeros or two ones. 
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Fig. 2. Intermediate states in one-hot encoding scheme. 
From this knowledge we can decide when the 
operating state occurs by the modulo-2 mutual addition of 
single bits of the next state vector. This operation is carried 
out by XOR function: 
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where D is the next state vector and n is the state vector bit 
width. This function equals to zero when intermediate state 
occurs, otherwise equals to one. Source [3] eliminates the 
uncertainty of two possible intermediate states by an addi-
tional term in the next state equation (the second term in 
the equation): 
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where Fj is the Boolean sum of all active y-variables in 
states to which the jth state transits, m is a number of next 
state functions. 
The Gray encoding has even better properties, where 
only one bit changes between two neighboring states and 
no glitches occurs on the combinational logic output. Fur-
ther advantage is that Gray encoding can cover ideally all 
possible states in contrast to one-hot encoding. But state 
diagrams with complex transitions make impossible to 
change only one state variable between neighboring states. 
Such assignment is then unsuitable in respect of critical 
races and glitches generation. 
Even though hazards occur in next state combina-
tional logic at the one-hot encoding their identification is 
simple and the stable state moment is also well identifiable. 
Combinational logic design for one-hot encoding is simple. 
On the other side, Gray encoding has more profitable prop-
erties but in complex cases the only one bit change be-
tween neighboring states can’t be achieved. Hence the one-
hot encoding is more suitable for practical applications. 
4. Design Methodology 
The methodology for autosynchronous circuits design 
was created. It is based on well known methodology for 
synchronous circuit design [1], [3]. On the basis of the 
previous analysis the new steps in design methodology of 
autosynchronous state machines were created and added 
for certain state encodings. These steps contain additional 
logic for determination the toggle moment. This logic is 
called stable state detector. 
As it was shown in previous analysis stable state de-
tection is primarily suitable for Gray and one-hot encoding. 
The next state vector change detection is the principle of 
stable state finding based on comparison of the next state 
vector with the current state vector. The state machine with 
all stable states is assumed thence the next state vector 
change is stimulated only by input signals change. 
For stable state detection at both encodings (one-hot, 
Gray) the simple comparison of the current state with the 
next state is realized by using logical sum of single bits 
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modulo-2 addition (XOR) of the current state and next 
state vectors: 
 )()(10V iQiDy ni     (3) 
where Q is the current state vector and i is bit index. 
One-hot encoding needs moreover to control the tran-
sition moment through the intermediate state given by (1). 
Logical product of these two functions (1) and (3) deter-
mines the appropriate moment for triggering clock pulse. 
Many other methods exist for detection the toggling 
moment of the state register. Except the basic known dis-
crete methods like the global clock in synchronous systems 
and matched delay in asynchronous systems, it’s possible 
to use NCL logic [4]. Another EAIC systems [5] use spe-
cial flip-flops with synchronizing output signal. 
The design methodology was verified on the simple 
state machine samples with Gray and one-hot encoding. 
These two encodings are not the only ones which may be 
used for autosynchronous state machine design. But they 
are the most appropriate for optimized additional logic 
design. The additional logic would be more complex for 
the other encodings. Autosynchronous state machines de-
sign methodology assumed fundamental mode operations 
for simplicity. Securing the fundamental mode is an exten-
sive issue for purpose of this article. 
5. Timing Properties 
The autosynchronous state machine timing model, 
depicted in Fig. 3, was created on the basis of previous 
simulations. 
 
Fig. 3. Time model of autosynchronous state machine. 
Time parameters in Fig. 3 are: tIN – time for inputs 
stabilization, tCL - next state combinational logic delay, tDG 
– stable state detector combinational logic delay, tSET – flip-
flop setup time, tH – flip-flop hold time, tCO – flip-flop 
clock to output delay, tOCL - output combinational logic 
delay. 
Contrary to the synchronous state machine behavior 
autosynchronous state machine responds to inputs or states 
changes. The timing diagram in Fig. 4 shows the autosyn-
chronous state machine behavior after the inputs change. 
After the input signal stabilization represented by time 
interval tIN the next state combinational logic generates 
a new next state after the delay tCL. The current state was 
the same as the next state till now. The newly generated 
next state now differs from the current state. This change is 
detected by the stable state detector and it generates a clock 
pulse for the state register after combinational logic delay 
tDG. 
 
Fig. 4. Autosynchronous state machine timing diagram. 
The width of generated clock pulse depends only on 
logic delays: 
 DGCOP ttt  . (4) 
The throughput delay from input to output is well 
defined from the timing diagram as: 
 OCLCODGCLPROP ttttt  . (5) 
To determine the performance, it is necessary to ana-
lyze the timing diagram for two states transition. Fig. 5 
shows this timing between two stable states. The perform-
ance is defined as the interval between two input stimulus 
from external environment. Further the minimal time gap 
tCI between two input changes is defined for circuit per-
formance evaluating. Some assumptions and moments in 
time diagram are necessary to establish using equations. 
Fundamental mode will be assumed for simplification, i.e. 
only one input can change at a time under the stable condi-
tions (tIN parameter will be zero) and the first input change 
will be at time t1= 0. For minimal time gap between two 
inputs changes it is necessary to determine certain condi-
tions. The first condition is that the next input change (d2) 
occurs on the next state combinational logic output (flip-
flop input D) after the hold time tH of the past clock pulse 
(cv1). The second condition is that the rising edge of the 
following clock pulse (c2) doesn’t overtake the falling edge 
of the past clock pulse (f1). Under mentioned moments will 
be defined for these conditions depicted also in Fig. 5. 
 
Fig. 5. Timing diagram of transition between two stable 
states. 
102 M. KOVÁČ, J. KOLOUCH, ANALYSIS FOR DESIGN AND TRANSFORMATION OF AUTOSYNCHRONOUS STATE MACHINES 
The second stabilization of next state combinational 
logic output: 
 CLttd  22   (6) 
where t2 is the time of the second inputs change. 
The moment of the new data validity on the flip-flop 
input after the first rising edge: 
 HDGCL tttcv 1 .  (7) 
The rising edge moment of the second clock pulse: 
 DGCL tttc  22 .  (8) 
The falling edge moment of the first clock pulse: 
 CODGCL tttf  .21 . (9) 
On the first condition and determined moments basis, 
the equations for minimal range of the inputs change 
derivation are expressed: 
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where tREZ is a time reserve for these conditions 
achievement. 
The second condition can be described as: 
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where tREZ2 is a safety time interval between the first clock 
pulse falling edge and the second clock pulse rising edge. 
For the reason that tCO time in (11) is longer than tH time in 
(10) (for all flip-flops in whatever technology) the second 
equation (11) will be chosen from these two conditions. 
The minimal inputs change period is derived from the 
previous chosen equation (11): 
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which is simultaneously the minimal clock period tCK for 
comparison with synchronous circuits. It must be taken 
into account that equality at both equation sides makes the 
past falling clock edge with the following rising clock edge 
overlapping. Hence it is necessary to use time reserve tREZ2 
which provide for the stable function of the state machine: 
 2REZCODGCI tttt  .  (13) 
For 50 % duty cycle the time reserve should be: 
 CODGREZ ttt 2 .  (14) 
That means the cycle period is double of that (12): 
 ).(2 CODGCICK tttt  . (15) 
6. Transformation Methodology 
Design of systems with other than global clock con-
trol synchronization principle is complicated. Therefore the 
advantageous manner is transformation of a known syn-
chronous system to a desired target system with different 
synchronization authority with similar function. The most 
efficient way is transform at RTL level. This Register 
Transfer Level is technology independent description on 
the high-level abstraction. The advantage is that optimiza-
tion like the logical functions minimization and gate 
assigning for certain technology occurs after this process 
step in synthesis [7]. 
 
Fig. 6. State machine block diagram with added blocks after 
transformation to autosynchronous state machine. 
Synchronous state machine description in VHDL on 
RTL level abstraction is assumed.  
A simple transformation was created which actually 
adds combinational logic blocks for local clock signal 
generation as it can be seen in Fig. 6. These blocks are 
dashed. Remaining blocks represent original synchronous 
scheme. Stable state detector block is combinational logic 
for stable state detection. The different state detector block 
is combinational logic which compares the current state 
with the next state vector. The clock generator block 
evaluates outputs of both detectors and generates the clock 
pulse. 
The designed transformation methodology is as 
follows: 
1. Numbering of states detection in “type” definition of 
VHDL code. Substituting these states by constants in 
one-hot encoding. 
2. Conversion of the state vectors to a defined width bit 
vectors according to number of states and encoding 
type (state, next_state). 
3. Adding the different state detector process and decla-
rations of related signals. 
4. Adding the stable state detector process and declara-
tions of related signals (for one-hot encoding only). 
5. Adding the clock generator as the combinational 
equation to process outputs from blocks described in 
item 4 and 5. 
6. Redeclaration of clock from port to internal signal. 
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This methodology could be also automated as a script 
in future. 
This section dealt with autosynchronous state ma-
chine transformation from synchronous version on RTL 
level in VHDL language. The advantage of designed trans-
formation is simplicity of conversion by adding a part of 
combinational logic. 
7. Comparison 
The transformation of 6-state (sa6_synchr_1zN) and 
15-state (sa15_synchr_1zN) synchronous Moore machines 
with one-hot encoding to autosynchronous state machines 
(sa6_asynchr_1zN) respectively (sa15_asynchr_1zN) was 
realized on the basis of the introduced transformation 
methodology. Alternatives of synchronous state machines 
with Gray and binary state encoding were created for addi-
tional comparison (sa6_synchr_bin, sa6_synchr_gray), 
(sa15_synchr_bin, sa15_synchr_gray) respectively. 
Three basic criteria were used in order to compare the 
properties of state machines which are the main factor in 
digital system choice. These criteria are: chip area, power 
consumption and time performance. Properties of designs 
were compared in ISE 10.1 Xilinx development tool over 
the technology libraries for Spartan3 XC3S200-5pq208 
gate array. 
Due to FPGA target platform the chip area can be 
compared by numbers of LUT tables, flip-flops FF and 
slices. Chip area comparison results are depicted in Fig. 7 
by number of LUTs.  
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Fig. 7. Number of LUT comparison. 
These values were obtained from XST synthesis tool. 
Checked columns represent synchronous machines and 
banded columns represent autosynchronous machines. The 
comparison is enriched by gray columns with another state 
encodings (Gray, binary).  
The power consumption was analyzed in XPower tool 
at design process step after mapping. The FPGA parame-
ters were: VCCINT = 1.2 V, VCCAUX = 2.5 V, VCCO25 = 2.5V 
and 100 MHz clock frequency. This analysis was corrected 
by VCD files generated from testbenches. In Fig. 8 and 9, 
the logic power and total dynamic power are compared. 
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Fig. 8. Logic power comparison. 
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Fig. 9. Total dynamic power comparison. 
Static time analysis was realized in Timing Analyzer 
tool in order to analyze the state machines time delays at 
the implementation process step after mapping. Fig. 10 
shows the minimal period cycle comparison for different 
state machine types. These values were taken from pa-
rameter Clock to setup on destination clock x (signal x is 
a state machine input) in Timing Analyzer. 
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Fig. 10. Cycle period comparison. 
The transformed state machines were compared with 
their synchronous originals in parameters like chip area, 
power consumption and timing in order to verify transfor-
mation and design methodology.  
The required chip area of the autosynchronous state 
machines is larger than that for the synchronous state ma-
chines due to additional combinational logic. Compared to 
synchronous state machines the autosynchronous state 
machines requirement for LUT was about by 85 % larger 
in 6-state machine and about by 34 % larger in 15-state 
machine respectively. 
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In power consumption case the autosynchronous ma-
chines have better properties due to global clock inactive-
ness. The 6-state and 15-state autosynchronous machines 
had the logic power consumption 9-times less and twice 
less respectively. 
As to timing parameters of autosynchronous state ma-
chines, they were similar to these of synchronous state 
machines or better for complex designs. The minimal pe-
riod cycle was similar at 6-state machines, but in 15-state 
autosynchronous machines case the minimal cycle period 
was by 25 % less that of the synchronous state machine. 
The throughput delays from input to output were larger for 
autosynchronous state machines by 34 % in 6-state ma-
chine and by 43 % in 15-state machine.  
8. Conclusion 
In this paper the design and transformation methodol-
ogy of autosynchronous state machines were presented. On 
the basis of state assignments analysis the design method-
ology of autosynchronous state machines with one-hot and 
Gray encodings was created. The timing parameters of the 
designed state machine were determined. As the second 
way for the autosynchronous state machines design the 
transformation in VHDL at RTL level abstraction was 
designed. The transformed state machines were compared 
in chip area, power consumption and timing. From the 
system perspective autosynchronous circuits are innovative 
alternative to synchronous and asynchronous approaches. 
These systems take advantages from both approaches. But 
they have also disadvantages. Interfacing autosynchronous 
controllers in large systems is not a simple task. Therefore 
the synchronous systems with modified clock tree are 
mostly used. It has comparable parameters with autosyn-
chronous systems. Hence the autosynchronous systems 
aren’t widely used in practical applications. This work was 
an introductory study for comparison of systems with dif-
ferent synchronizations in order to reduce power consump-
tion and eliminate problems with clock distribution. This 
article brings practical information about the state machine 
design with different synchronization principle. 
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